



## TDC4HM System Manual

High precision TDC for highest signal rates

Version (11.0.1702.1)



**Mail Addresses:**

**Headquarter**

**RoentDek** Handels GmbH  
Im Vogelshaag 8  
D-65779 Kelkheim-Ruppertshain  
Germany

**Frankfurt subsidiary**


**RoentDek** Handels GmbH  
c/o Institut für Kernphysik  
Max-von-Laue Str. 1  
D-60438 Frankfurt am Main  
Germany

**Web-Site:**

[www.roentdek.com](http://www.roentdek.com)

**WEEE:**

DE48573152




Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

All rights reserved. Technical changes may be made without prior notice. The figures are not binding.

We make no representations or warranties with respect to the accuracy or completeness of the contents of this publication

## Table of Contents

<b>1</b>	<b>INTRODUCTION .....</b>	<b>5</b>
1.1	FEATURES.....	5
<b>2</b>	<b>HARDWARE .....</b>	<b>7</b>
2.1	INSTALLING THE TDC4HM .....	7
2.2	TDC4HM INPUTS AND CONNECTORS.....	7
2.2.1	<i>Connectors</i> .....	7
2.3	TDC4HM FUNCTIONALITY .....	9
2.3.1	<i>Grouping and Events</i> .....	9
2.4	PERFORMING A FIRMWARE UPDATE .....	9
2.5	CALIBRATING THE CARRY-CHAIN TDC .....	10
<b>3</b>	<b>DRIVER PROGRAMMING API.....</b>	<b>13</b>
3.1	CONSTANTS .....	13
3.2	INITIALIZATION .....	13
3.2.1	<i>Structure xtdc4_init_parameters</i> .....	13
3.3	STATUS INFORMATION .....	14
3.3.1	<i>Functions for Information Retrieval</i> .....	14
3.3.2	<i>Structure xtdc4_static_info</i> .....	14
3.3.3	<i>Structure xtdc4_param_info</i> .....	15
3.3.4	<i>Structure xtdc4_fast_info</i> .....	16
3.4	CONFIGURATION.....	16
3.4.1	<i>Structure xtdc4_configuration</i> .....	16
3.4.2	<i>Structure xtdc4_trigger</i> .....	18
3.4.3	<i>Structure xtdc4_tiger_block</i> .....	18
3.4.4	<i>Structure xtdc4_channel</i> .....	19
3.5	RUN TIME CONTROL.....	19
3.6	READOUT.....	20
3.6.1	<i>Input Structure xtdc4_read_in</i> .....	20
3.6.2	<i>Input Structure xtdc4_read_out</i> .....	20
3.7	PACKET FORMAT .....	20
3.7.1	<i>Output Structure crono_packet</i> .....	20
<b>4</b>	<b>TECHNICAL DATA.....</b>	<b>23</b>
4.1	TDC CHARACTERISTICS .....	23
4.2	ELECTRICAL CHARACTERISTICS .....	23
4.2.1	<i>Oscillator</i> .....	23
4.2.2	<i>Environmental Conditions for Storage</i> .....	23
4.2.3	<i>Environmental Conditions for Storage</i> .....	23
4.2.4	<i>Power Supply</i> .....	24
4.2.5	<i>Inputs</i> .....	24
4.3	MANUFACTURER .....	24
4.4	INTENDED USE AND SYSTEM INTEGRATION.....	24
4.5	COOLING .....	24
4.6	ENVIRONMENTAL CONDITIONS .....	25
4.7	INPUTS.....	25
4.8	RECYCLING.....	25
	<b>LIST OF FIGURES.....</b>	<b>27</b>
	<b>LIST OF TABLES.....</b>	<b>27</b>
	<b>LIST OF EQUATIONS.....</b>	<b>27</b>



# 1 Introduction

The **TDC4HM** is a *common-start* time-to-digital converter. The timestamps of leading or trailing edges of digital pulses are recorded. The **TDC4HM** produces a stream of output packets, each containing data from a single start event, i.e. the relative timestamps of all stop pulses that occur within the user defined range.



Figure 1.1: TDC4HM PCIe Card

## 1.1 Features

- 4 channel common start TDC with 13 ps resolution
- Standard Range: 218  $\mu\text{s}$  (24 bit timestamp)
- Extended Range: 13,975  $\mu\text{s}$
- Bin size: approx. 13 ps
- Double pulse resolution: 5 ns
- Dead time between groups: none
- Maximum start rate: 4 MHz
- L0 FIFO: 15 words/channel
- L1 FIFO: 512 words/channel
- L2 FIFO: 10000 words
- PCIe 1.1 x1 with 200 MB/s throughput



## 2 Hardware

### 2.1 Installing the TDC4HM

- Shut down your computer
- For your devices safety, turn off the power to your computer and all peripheral devices.
- Drain static electricity from your body by touching the metal chassis (the unpainted metal at the back of your computer)
- For your personal safety, remove the power cord from your computer
- Remove the cover of the computer as described in your computer's manual.
- Locate a free PCIe x1 slot (or higher amount of lanes) in your computer, and firmly insert the card into the selected slot. To avoid damaging your hardware, insert the card only into a slot with the same bus type as the card. Inserting the card into any other type of slot can damage your card, your computer, or both.
- Firmly secure the adapter with a screw (or clip), to ensure that the adapter is properly grounded to the computer's chassis.
- Replace the cover of the computer as described in your computer's manual.

### 2.2 TDC4HM Inputs and Connectors

#### 2.2.1 Connectors

The inputs of the **TDC4HM** are located on the PCIe bracket. Figure 2.3 shows the location of the start input S and the four stop inputs A to D. Lemo-00 connectors are used for input connection. The inputs are AC-coupled and have an impedance of  $50 \Omega$  - a schematic of the input circuit is shown in Figure 2.2. the digital trigger threshold can be adjusted in order to comply with a manifold of single ended signal standards enabling the acquisition of positive or negative pulses.




Figure 2.1: Input connectors of the TDC4HM located on the PCIe bracket.





Figure 2.2: Input circuit for each of the five input channels.

Pin	Name
1, 2	GND
3, 4	external CLK in N, external CLK in P
5, 6	GND
7, 8	reserved/NC
9, 10	GND
11, 12	reserved/NC
13, 14	GND
15, 16	reserved/NC
17, 18	GND
19, 20	reserved/NC
21, 22	GND
23, 24	reserved/NC
25, 26	GND
27, 28	reserved/NC
29, 30	GND
31, 32	reserved/NC
33, 34	GND

**Table 2.1: Pinout of connector C2**



**Figure 2.3: Schematic view of a TDC4HM board showing inter-board connectors C1 and C2.**

Furthermore, three board interconnection connectors can be found at the top edge of the board, as displayed in Figure 2.3. Connector C1 (labelled J25 on the board) is reserved for future use. The pinout of connector C2 (labelled J12 on the board) is given in Table 2.1 and the pinout of connector C3 (labelled as J6 on the board) is depicted in Table 2.2.

Pin	Name
1	+3.3 V
2 - 9	reserved/NC
10	GND

**Table 2.2: Pinout of connector C3.**



## 2.3 TDC4HM Functionality

The TDC4HM is a “classic” *common start* time-to-digital converter. It records the time difference between leading or trailing edges on the start input and the stop inputs. Each stop channel A-D can be enabled individually. The accuracy of the acquired timestamps is approximately 8 ps. The timestamps are recorded in integer multiples of a bin size of 13.02083 ps (76.8 GHz). The data acquisition can be limited to rising or falling signal transitions. Transitions of the input signals are called hits. To reliably detect hits the signal has to be stable for at least 500 ps before and after the edge. Between multiple hits on a stop channel a deadtime of approximately 5 ns occurs. Within this deadtime, further hits on the stop channel are reported with a coarse timestamp only. The maximum trigger rate on the start channel is 4 MHz.

### 2.3.1 Grouping and Events

In typical applications a start hit is followed by a manifold of hits on e.g. a detector. The hits recorded are managed in groups (which are called in some applications “events”). Figure 2.4 shows a corresponding timing diagram. The user can define the range of a group, i.e. the time window within which hits on the stop channels are recorded, in software. Hits occurring outside of that time window are discarded. The maximum recording range for a group is 218  $\mu$ s. Different ranges can be set for each of the 4 stop channels by setting corresponding `channel.start` and `channel.stop` values in the channel configuration. The values need to be set as multiples of 13.02083 ps. A value of 768 corresponds, for example to a time of 10 ns.




Figure 2.4: Schematic view of a TDC4HM board showing inter-board

## 2.4 Performing a firmware update

After installing the TDC4HM device driver, a firmware update tool is available. By choosing “FirmwareGUI.exe” a firmware update can be performed. After invoking the application a window as shown in Figure 2.5 will appear. The tool can be used for updating the firmware and to create a backup of the on-board calibration data of the TDC4HM unit. If several boards are present, the one which is going to be used can be selected in the upper left corner of the window. Pressing the “Backup” buttons a backup of the firmware or the calibration data will be created, respectively. In order to perform a firmware update, chose the “.cronorom”-file to be used by pressing “Browse”. The file contains the firmware data. By pressing “Flash” the firmware is written to the board. “Verify” can be used to compare the firmware data stored on the TDC4HM to the one inside a file. “Flash All” and “Verify All” perform the corresponding operation on all boards which are installed.




Figure 2.5: The firmware update and calibration data backup tool as provided with the TDC4HM device driver.

**Important note:** The new firmware will only be used after a power cycle, i.e. after switching the PC (or Ndigo crate) off and back on. A simple reboot is not sufficient. Therefore the information shown in the upper half of the application window does not change right after flashing a new firmware.

## 2.5 Calibrating the Carry-Chain TDC

After an update of the TDC4HM firmware the Carry-Chain TDC may need to be calibrated.

**Please perform this procedure only if RoentDek instructed you to do so.**

Before calibration make sure to power-cycle the system after updating the TDC4HM firmware. The calibration is done with the tool “XTDC4Calibration.exe” (see Figure 2.6) which is available after installing the TDC4HM device driver. Connect an external pulse signal to the Start and channel inputs. The signal should be low active. The pulse low and high width has to be at least 10 ns each. Use “Calibrate” to start the calibration procedure. Follow the on-screen instructions to gather calibration data on all channels. When all channels are calibrated use “Write” to permanently store the calibration data in the TDC4HM 4’s on-board flash.




Figure 2.6: The TDC4HM Carry Chain TDC calibration tool.



## 3 Driver Programming API

The API is a DLL with C linkage. There exists also a .Net wrapper.

The functions provided by the DLL are declared in the file "xTDC4\_interface.h".

### 3.1 Constants

**#define xTDC4\_CHANNEL\_COUNT\_4**

The number of analog input channels.

**#define xTDC4\_TIGER\_COUNT\_5**

The number of timing generators.

**#define xTDC4\_TRIGGER\_COUNT\_16**

The number of triggers. Two per analog input, one per digital input plus some specials.

### 3.2 Initialization

**int xtdc4\_close(xtdc4\_device \*device)**

Finalize the driver for this device.

**int xtdc4\_count\_devices(int \*error\_code, char \*\*error\_message)**

Return the number of boards that are supported by this driver in the system.

**int xtdc4\_get\_default\_init\_parameters(xtdc4\_init\_parameters \*init)**

Sets up the standard parameters. Gets a set of default parameters for xtdc4\_init(). This must always be used to initialize the xtdc4\_init\_parameter() structure.

**xtdc4\_device \*xtdc4\_init(xtdc4\_init\_parameters \*params, int \*error\_code, char \*\*error\_msg)**

Open and initialize the TDC4HM board with the given index. With error code and error message the user must provide pointers where to buffers where error information should be written by the driver. Params is a structure of type xtdc4\_init\_parameters that must be completely initialized.

#### 3.2.1 Structure xtdc4\_init\_parameters

**int version**

The version number. Must be set to *XTDC4\_API\_VERSION*

**int card\_index**

The index in the list of TDC4HM boards that should be initialized.

There might be multiple boards in the system that are handled by this driver as reported by 9

**xtdc4\_count\_devices**

This index selects one of them. Boards are enumerated depending on the PCIe slot. The lower the bus number and the lower the slot number the lower the card index.

**int board\_id**

the global index in all cronologic devices.

This 8 bit number is filled into each packet created by the board and is useful if data streams of multiple boards will be merged. If only TDC4HM cards are used this number can be set to the card index. If boards of different types that use a compatible data format are used in a system each board should get a unique id. Can be changed with **int xtdc4\_set\_board\_id(xtdc4\_device \*device, int board\_id)**.

**int64 buffer\_size[8]**

The minimum size of the DMA buffer.

If set to 0 the default size of 16 MByte is used. For the TDC4HM only the first entry is used.

**int buffer\_type**

The type of buffer. Can be either allocated (only option currently) or physical.

**#define XTDC4\_BUFFER\_ALLOCATE 0**

```
#define XTDC4_BUFFER_USE_PHYSICAL 1
```

***int64 buffer\_address***

The start address of the reserved memory.

The buffers will be allocated with the sizes given above. Make sure that the memory is large enough.

***int variant***

Set to 0. Can be used to activate future device variants such as different base frequencies.

***int device\_type***

A constant for the different devices of **CRONO DEVICE \***.

Initialized by `xtdc4_get_default_init_parameters()`. Must be left unchanged.

```
#define CRONO_DEVICE_HPTDC 0
```

```
#define CRONO_DEVICE_NDIGO5G 1
```

```
#define CRONO_DEVICE_NDIGO250M 2
```

```
#define CRONO_DEVICE_xTDC4 6
```

```
#define CRONO_DEVICE_TIMETAGGER4 8
```

***int dma\_read\_delay***

The update delay of the writing pointer after a packet has been send over PCIe. The base unit is 16 to 32 ns. Should not be changed by the user.

***int use\_ext\_clock***

If set to 1 use external 10 MHz reference. If set to 0 use internal reference.

### 3.3 Status Information

#### 3.3.1 Functions for Information Retrieval

The driver provides functions to retrieve detailed information on the type of board, its configuration, settings and state. The information is split according to its scope and the computational requirements to query the information from the board.

```
int xtdc4_get_fast_info(xtdc4_device *device, xtdc4_fast_info *info)
```

Returns fast dynamic information.

This call gets a structure that contains dynamic information that can be obtained within a few microseconds.

```
int xtdc4_get_param_info(xtdc4_device *device, xtdc4_param_info *info)
```

Returns configuration changes.

Gets a structure that contains information that changes indirectly due to configuration changes.

```
int xtdc4_get_slow_info(xtdc4_device *device, xtdc4_slow_info *info)
```

Returns slow dynamic information.

The data reported in this structure requires milliseconds to be obtained. The application should only call it in situation where the program flow can cope with an interruption of that magnitude.

```
int xtdc4_get_static_info(xtdc4_device *device, xtdc4_static_info *info)
```

Contains static information.

Gets a structure that contains information about the board that does not change during run time.

#### 3.3.2 Structure `xtdc4_static_info`

This structure contains information about the board that does not change during run time. It is provided by the function `xtdc4_get_static_info`.

***int size***

The number of bytes occupied by the structure.

***int version***

The version number.

***int board\_id***

ID of the board.

This value is passed to the constructor. It is reflected in the output data.

***int driver\_revision***

Encoded version number.

The lower three bytes contain a triple level hierarchy of version numbers, e.g. 0x010103 encodes version 1.1.3. A change in the first digit generally requires a recompilation of user applications. Change in the second digit denote significant improvements or changes that don't break compatibility and the third digit changes with minor bug fixes and similar updates.

***int firmware\_revision***

Revision number of the FPGA configuration.

***int board\_revision***

Board revision number.

The board revision number can be read from a register. It is a four bit number that changes when the schematic of the board is changed.

0: Experimental first board version. Labeled "Rev. 1"

1: First commercial version. Labeled "Rev. 2"

***int board\_configuration***

Describes the schematic configuration of the board.

The same board schematic can be populated in multiple variants. This is a four bit code that can be read from a register.

***int subversion\_revision***

Subversion revision id of the FPGA configuration.

***int chip\_id***

16 bit factory ID of the TDC chip.

***int board\_serial***

Serial number.

With year and running number in 8.24 format. The number is identical to the one printed on the silvery sticker on the board.

***unsigned int flash\_serial\_high***

high 32 bits of 64 bit manufacturer serial number of the flash chip.

***unsigned int flash\_serial\_low***

low 32 bits of 64 bit manufacturer serial number of the flash chip

***int flash\_valid***

If not 0 the driver found valid calibration data in the flash on the board and is using it.

**3.3.3 Structure *xtdc4\_param\_info***

This struct contains configuration changes provided by *xtdc4\_get\_param\_info()*.

***int size***

The number of bytes occupied by the structure.

***int version***

The version number.

***double binsize***

Bin size (in ps) of the measured TDC data. The TDC main clock is running at a frequency of 76.8 GHz resulting in a bin size of  $\approx 13.0208$  ps.

***int board\_id***

Board ID.

The board uses this ID to identify itself in the output data stream. The ID takes values between 0 and 255.

***int channels***

Number of channels in the current ADC mode. Can take values 1, 2 and 4.

***int channel\_mask***

Bit assignment of each enabled input channel.  
Mask assigns a certain bit to each enabled input channel.

***int64 total\_buffer***

The total amount of DMA buffer in bytes.

**3.3.4 Structure *xtdc4\_fast\_info******int size***

The number of bytes occupied by the structure.

***int version***

The version number.

***int tdc\_rpm***

Speed of the TDC fan. Reports 0 if no fan is present.

***int fpga\_rpm***

Speed of the FPGA fan. Reports 0 if no fan is present.

***int alerts***

Alert bits from temperature sensor and the system monitor.  
bit 0: TDC temperature alert (> 141° C)

***int pcie\_pwr\_mgmt******int pcie\_link\_width***

Number of PCIe lanes the card uses.

***int pcie\_max\_payload***

Maximum size in bytes for one PCIe transaction. Depends on system configuration.

**3.4 Configuration**

The device is configured with a configuration structure. The user should first obtain a structure that contains the default settings of the device read from an on board ROM, then modify the structure as needed for the user application and use the result to configure the device.

***int xtdc4\_configure(xtdc4\_device \*device, xtdc4\_configuration \*config)***

Configures *xtdc4\_device*.

***int xtdc4\_get\_current\_configuration(xtdc4\_device \*device, xtdc4\_configuration \*config)***

Gets current configuration. Copies the current configuration to the specified config pointer.

***int xtdc4\_get\_default\_configuration(xtdc4\_device \*device, xtdc4\_configuration \*config)***

Gets default configuration. Copies the default configuration to the specified config pointer

**3.4.1 Structure *xtdc4\_configuration***

This is the structure containing the configuration information. It is used in conjunction with *xtdc4\_get\_default\_configuration()*, *xtdc4\_get\_current\_configuration()* and *xtdc4\_configure()*. It uses internally the structures *xtdc4\_tiger\_block* and *xtdc4\_trigger*.

***int size***

The number of bytes occupied by the structure.



***int version***

A version number that is increased when the definition of the structure is changed. The increment can be larger than one to match driver version numbers or similar. Set to 0 for all versions up to first release.

***int tdc\_mode***

TDC mode. Can be grouped or continuous. Currently supported: grouped.

***crono\_bool\_t start\_rising***

Rising or falling edge trigger.

***double dc\_offset[XTDC4\_CHANNEL\_COUNT + 1]***

Set the switching voltage for the input channels S, A - D (see Figure 3.1).

dc\_offset[0] : Start  
dc\_offset[1 - 4] : A - D

Supported range is -1.32 V to +1.18 V. This should be close to 50% of the height of the input pulse. Examples for various signaling standards are defined as follows:

```
#define DCOFFSET_P_NIM           +0.35
#define DCOFFSET_P_CMOS         +1.18
#define DCOFFSET_P_LVCMOS_33   +1.18
#define DCOFFSET_P_LVCMOS_25   +1.18
#define DCOFFSET_P_LVCMOS_18   +0.90
#define DCOFFSET_P_TTL          +1.18
#define DCOFFSET_P_LVTTL_33    +1.18
#define DCOFFSET_P_LVTTL_25    +1.18
#define DCOFFSET_P_SSTL_3      +1.18
#define DCOFFSET_P_SSTL_2      +1.18
#define DCOFFSET_N_NIM         -0.35
#define DCOFFSET_N_CMOS        1.32
#define DCOFFSET_N_LVCMOS33    -1.32
#define DCOFFSET_N_LVCMOS25    -1.25
#define DCOFFSET_N_LVCMOS18    -0.90
#define DCOFFSET_N_TTL         -1.32
#define DCOFFSET_N_LVTTL_33    -1.32
#define DCOFFSET_N_LVTTL_25    -1.25
#define DCOFFSET_N_SSTL_3      -1.32
#define DCOFFSET_N_SSTL_2      -1.25
```

The inputs are AC coupled. Thus, the absolute voltage is not important for pulse inputs. It is the relative pulse amplitude that causes the input circuits to switch. **dc\_offset** must be set to the relative switching voltage for the input standard in use. If the pulses are negative, a negative switching threshold must be set and vice versa.

***xtdc4\_trigger\_trigger[XTDC4\_TRIGGER\_COUNT]***

Configuration of the external trigger sources.

***xtdc4\_tiger\_block\_tiger\_block[XTDC4\_TIGER\_COUNT]***

Configuration of the timing generator.

***xtdc4\_channel\_channel[XTDC4\_CHANNEL\_COUNT]***


Configure polarity, type and threshold for the TDC channels.

***xtdc4\_lowres\_channel\_lowres\_channel[XTDC4\_LOWRES\_CHANNEL\_COUNT]***

Not applicable for normal **TDC4HM**, only available for xTDC4-Sciex. Configure polarity, type and threshold for the digital channels.

***int auto\_trigger\_period***

int auto\_trigger\_random\_exponent



**Figure 3.1: Input circuit for each of the five input channels. Both inputs of the buffer are biased at 1.32V by default.**

Create a trigger either periodically or randomly. There are two parameters  $M$  = trigger period and  $N$  = random exponent that result in a distance between triggers of  $T$  clock cycles.

$$T = 1 + M + [1 \dots 2^N] \quad (3.1)$$

$$0 \leq M < 232 \quad (3.2)$$

$$0 \leq N < 32 \quad (3.3)$$

There is no enable or reset as the usage of this trigger can be configured in the trigger block channel source field.

**Equation 3.1:**  $T = 1 + M + [1 \dots 2^N]$

**Equation 3.2:**  $0 \leq M < 2^{32}$

**Equation 3.3:**  $0 \leq N < 32$

There is no enable or reset as the usage of this trigger can be configured in the trigger block channel source field.

### 3.4.2 Structure *xtdc4\_trigger*

***crono\_bool\_t falling***

Triggers on falling edges.

***crono\_bool\_t rising***

Triggers on rising edges.

### 3.4.3 Structure *xtdc4\_tiger\_block*

***crono\_bool\_t enable***

Activates timing generator.

***crono\_bool\_t negate***

Inverts output polarity. Default is set to false.

***crono\_bool\_t retrigger***

Enables/disables retrigger setting.

Default is set to false. If retriggering is enabled the timer is reset to the value of the start parameter, whenever the input signal is set while waiting to reach the stop time.

***crono\_bool\_t extend***

Not implemented.

***crono\_bool\_t enable\_lemo\_output***

Enables the LEMO output.

***int start***

Precursor. Relative to the trigger signal, the data is delayed by the 'start' time interval in units of 6.6 ns (150 MHz). Thus, also data prior to the trigger event is recorded.

***int stop***

Postcursor.

For edge triggering: this is the total length of the recorded signal.

***int sources***

A bit mask with a bit set for all trigger sources that can trigger this channel. Default is *XTDC4\_TRIGGER\_SOURCES*.

```
#define XTDC4_TRIGGER_SOURCE_S    0x00000001
#define XTDC4_TRIGGER_SOURCE_A    0x00000002
#define XTDC4_TRIGGER_SOURCE_B    0x00000004
#define XTDC4_TRIGGER_SOURCE_C    0x00000008
#define XTDC4_TRIGGER_SOURCE_D    0x00000010
#define XTDC4_TRIGGER_SOURCE_AUTO 0x00004000
#define XTDC4_TRIGGER_SOURCE_ONE  0x00008000
```

### **3.4.4 Structure *xtdc4\_channel***

Contains TDC channel settings.

***crono\_bool\_t enabled***

Enable TDC channel.

***crono\_bool\_t rising***

Set whether to record rising or falling edges.

***crono\_bool\_t cc\_enable***

Enable carry chain TDC. Default is true as initialized by *xtdc4\_get\_default\_configuration()*. Shall be left unchanged.

***crono\_bool\_t cc\_same\_edge***

Set whether the carry chain TDC records the same edge as THS788 (as backup) or opposite edge. Default is true as initialized by *xtdc4\_get\_default\_configuration()*. Shall be left unchanged.

***crono\_bool\_t ths788\_disable***

Disable THS788 timestamps. Default is false as initialized by *xtdc4\_get\_default\_configuration()*. Shall be left unchanged.

***int start***

Veto function. Only timestamps posterior to 'start' are recorded.

***int stop***

Veto function. Only timestamps prior to 'stop' are recorded.

## **3.5 Run Time Control**

***int xtdc4\_continue\_capture(xtdc4\_device \*device)***

Call this to resume data acquisition after a call to *xtdc4\_pause\_capture()*.

***int xtdc4\_pause\_capture(xtdc4\_device \*device)***

Pause data acquisition.

***int xtdc4\_start\_capture(xtdc4\_device \*device)***

Start data acquisition.

***int xtdc4\_start\_tiger(xtdc4\_device \*device)***

Start timing generator.

***int xtdc4\_stop\_capture(xtdc4\_device \*device)***

Stop data acquisition.

***int xtdc4\_stop\_tiger(xtdc4\_device \*device)***

Stop timing generator

## 3.6 Readout

*int xtdc4\_acknowledge(xtdc4\_device \*device, crono\_packet \*packet)*

Acknowledges the processing of the last read block. This is only necessary if *xtdc4\_read()* is not called.

This feature allows to either free up partial DMA space early if there will be no call to *xtdc4\_read* anytime soon. It also allows to keep data over multiple calls to *xtdc4\_read* to avoid unnecessary copying of data.

*int xtdc4\_get\_device\_type()*

Returns the type of the device. Either *CRONO\_DEVICE\_XTDC45G* or *CRONO\_DEVICE\_XTDC4250M*

*const char\* xtdc4\_get\_last\_error\_message(xtdc4\_device \*device)*

Returns most recent error message.

*int xtdc4\_read(xtdc4\_device \*device, xtdc4\_read\_in \*in, xtdc4\_read\_out \*out)*

Return a pointer to an array of captured data in *read out*. The result can contain any number of packets of type *xtdc4 packet*. *read in* provides parameters to the driver. A call to this method automatically allows the driver to reuse the memory returned in the previous call. Returns an error code as defined in the structure *xtdc4 read out*.

### 3.6.1 Input Structure *xtdc4\_read\_in*

*xtdc4\_bool\_t acknowledge\_last\_read*

If set *xtdc4\_read()* automatically acknowledges packets from the last read.

### 3.6.2 Input Structure *xtdc4\_read\_out*

*crono\_packet \*first\_packet*

Pointer to the first packet that was capture by the call of *xtdc4 read*.

*crono\_packet \*last\_packet*

Address of header of the last packet in the buffer.

*int error\_code*

Assignments of the error codes.

```
#define CRONOREAD_OK                0
#define CRONOREAD_NO_DATA          1
#define CRONOREAD_INTERNAL_ERROR   2
#define CRONOREAD_TIMEOUT          3
```

*const char \*error\_message*

## 3.7 Packet Format

### 3.7.1 Output Structure *crono\_packet*

*unsigned char channel*

Unused, always 0.

*unsigned char card*

Identifies the source card in case there are multiple boards present. Defaults to 0 if no value is assigned to the parameter *board\_id* in Structure *ndigo\_init\_parameters*.

*unsigned char type*

The data stream consists of 32 bit unsigned data as signified by a value of 6.

*unsigned char flags*

```
#define XTDC4_PACKET_FLAG_ODD_HITS 1
```

The last data word in the data array consists of one timestamp only which is located in the lower 32 bits of the 64 bit data word (little endian).

```
#define XTDC4_PACKET_FLAG_SLOW_SYNC 2
```

Start pulse distance is larger than the extended timestamp counter range.

**#define XTDC4\_PACKET\_FLAG\_START\_MISSED 4**  
The trigger unit has discarded packets due to a full FIFO.

**#define XTDC4\_PACKET\_FLAG\_SHORTENED 8**  
The trigger unit has shortened the current packet due to full FIFO.

**#define XTDC4\_PACKET\_FLAG\_DMA\_FIFO\_FULL 16**  
The internal DMA FIFO was full. Might or might not result in dropped packets.

**#define XTDC4\_PACKET\_FLAG\_HOST\_BUFFER\_FULL 32**  
The host buffer was full. Might or might not result in dropped packets.

**unsigned int length**

Number of 64-bit elements (each containing up to 2 TDC hits) in the data array.

**unsigned int64 timestamp**

Coarse timestamp of the start pulse. Values are given in multiples of 1.6 ns.

**unsigned int64 data[1]**

TDC hits. the user can cast the array to uint32\* to directly operate on the TDC hits.

# bits	31	to	8	7	to	4	3	to	0
content	TDC DATA				FLAGS		CHN		

**Table 3.1 Bit Coding of Hits**

The timestamp of the hit is stored in bits 31 down to 8. Bits 7 down to 4 are hit flags:

Bits 7 + 6: Timestamp consists of FPGA timing only with 1666 ps precision, as both the TDC and the Carry Chain TDC missed this stop event.

Bit 7: FPGA did not see the stop event: hit may be out of sequence and may belong to another group.

Bit 6: Timestamp consists of Carry Chain TDC timing only with 150 ps precision, as the TDC missed this hit.


Bit 5: Time since start pulse is longer than timestamp counter range (218µs). If the timestamp counter range is exceeded before the next occurrence of a stop event, a data[] element with bit 5 set which does not belong to a hit on any channel is added to the sequence of hits. The channel number for this hit is set to 15. For each overflow of the timestamp counter in a group one such data[] element is added to the group. The total offset of a hit can be computed by

$$\text{Equation 3.4: } \Delta T_{hit} = \# \text{ bits} * 218 \mu s + \text{fine timestamp}$$

where # bits counts the number of 5th bit occurrences until the hit shows up in the group. The maximum counter range supported by the TDC4HM hardware is 13,975 µs.

Bit 4: Timestamp of the rising edge. Default is falling edge.

The channel number is given in the lowest nibble of the data word. A value of 0 corresponds to channel A, a value of 3 to channel D. Values 7 to 14 are reserved and 15 denotes a group time counter overflow.



## 4 Technical Data

### 4.1 TDC Characteristics

Each board is tested against the values listed in the 'Min' column. 'Typical' is the mean value of the first 10 boards produced.

Symbol	Parameter	Min	Typical	Max	Units
INL	Integral nonlinearity				bins
DNL	Differential nonlinearity				bins
tBin	Binsize		13.02083		ps
tRes	Resolution		8		ps

Table 4.1: TDC Characteristics

### 4.2 Electrical Characteristics

#### 4.2.1 Oscillator

The TDC4HM uses an oscillator with 25 ppb stability.

#### 4.2.2 Environmental Conditions for Storage

The board is designed to be operated under the following conditions:

Symbol	Parameter	Min	Typical	Max	Units
T	ambient temperature	5		40	°C
RH	relative humidity at 31°C	20		75	%

Table 4.2: Environmental Conditions for Storage

#### 4.2.3 Environmental Conditions for Storage

The board shall be stored between operation under the following conditions:

Symbol	Parameter	Min	Typical	Max	Units
T	ambient temperature	-30		60	°C
RH	relative humidity at 31°C non condensing	10		70	%

Table 4.3: Environmental Conditions for Storage

#### 4.2.4 Power Supply

Symbol	Parameter	Min	Typical	Max	Units
I	PCIe 3,3V rail power consumption			4	mA
VCC	PCIe 3,3V rail power supply	3,1	3,3	3,5	V
I	PCIe 12V rail power consumption			2,1	A
VCC	PCIe 12V rail power supply	11,1	12	12,9	V
I	PCIe 3,3VAux rail power consumption		0		A
VCC	PCIe 3,3VAux rail power supply		3,3		V

Table 4.4: Power Supply

#### 4.2.5 Inputs

The **TDC4HM**-PCIe's inputs are AC-coupled 50  $\Omega$  single ended.

Symbol	Parameter	Min	Typical	Max	Units
VBase	Baseline shift				V
tPulse	Pulse length	2	5	200	ns
Z <sub>P</sub>	input impedance		50		$\Omega$

Table 4.5: Inputs

### 4.3 Manufacturer

The **TDC4HM** is a product of:

RoentDek Handels GmbH  
Im Vogelshhag 8  
65779 Kelkheim / Germany

### 4.4 Intended Use and System Integration

The **TDC4HM** is designed to comply with DIN EN 61326-1 when operated on a PCIe compliant main board housed in a properly shielded enclosure. When operated in a closed standard compliant PC enclosure the device does not pose any hazards as defined by EN 61010-1.

Radiated emissions, noise immunity and safety highly depend on the quality of the enclosure. It is the responsibility of the system integrator to ensure that the assembled system is compliant to applicable standards of the country that the system is operated in, especially with regards to user safety and electromagnetic interference. Compliance was only tested for attached cables shorter than 3m. All power supplied to the system must be turned off before installing the board. When handling the board, adequate measures have to be taken to protect the circuits against electrostatic discharge (ESD).

### 4.5 Cooling

The **TDC4HM** in its base configuration has passive cooling that requires a certain amount of air flow. If the case design can't provide enough air flow to the board, a slot cooler like Zalman ZM-SC100 can be placed next to the board. Active cooling is also available as an option to the board.



## 4.6 Environmental Conditions

The board is designed to be operated under the following conditions:

Symbol	Parameter	Min	Typical	Max	Units
T	ambient temperature	5		40	°C
RH	relative humidity at 31°C	20		75	%

**Table 4.6: Operating Enviromental Conditions**

and shall be stored between operation under the following conditions:

Symbol	Parameter	Min	Typical	Max	Units
T	ambient temperature	-30		60	°C
RH	relative humidity at 31°C non condensing	10		70	%

**Table 4.7: Storage Enviromental Conditions**

## 4.7 Inputs

All inputs are AC coupled. The inputs have very high input bandwidth requirements and therefore there are no circuits that provide over voltage protection for these signals. Any voltage on the inputs above 5 V or below -5 V relative to the voltage of the slot cover can result in permanent damage to the board.

## 4.8 Recycling

**RoentDek** GmbH is registered with the “Stiftung Elektro-Altgeräte Register” as a manufacturer of electronic systems with Registration ID DE48573152. The **TDC4HM** belongs to category 9, “Überwachungs- und Kontrollinstrumente für ausschliesslich gewerbliche Nutzung”. The last owner of a **TDC4HM** must recycle it or treat the board in compliance with §11 and §12 of the German ElektroG or return it to **RoentDek**.



## List of Figures

FIGURE 1.1: TDC4HM PCIe CARD .....	5
FIGURE 2.1: INPUT CONNECTORS OF THE TDC4HB LOCATED ON THE PCIe BRACKET. ....	7
FIGURE 2.2: INPUT CIRCUIT FOR EACH OF THE FIVE INPUT CHANNELS. ....	7
FIGURE 2.3: SCHEMATIC VIEW OF A TDC4HM BOARD SHOWING INTER-BOARD CONNECTORS C1 AND C2. ....	8
FIGURE 2.4: SCHEMATIC VIEW OF A TDC4HM BOARD SHOWING INTER-BOARD .....	9
FIGURE 2.5: THE FIRMWARE UPDATE AND CALIBRATION DATA BACKUP TOOL AS PROVIDED WITH THE TDC4HM DEVICE DRIVER. ....	10
FIGURE 2.6: THE TDC4HM CARRY CHAIN TDC CALIBRATION TOOL. ....	11
FIGURE 3.1: INPUT CIRCUIT FOR EACH OF THE FIVE INPUT CHANNELS. BOTH INPUTS OF THE BUFFER ARE BIASED AT 1.32V BY DEFAULT. ....	18

## List of Tables

TABLE 2.1: PINOUT OF CONNECTOR C2 .....	8
TABLE 2.2: PINOUT OF CONNECTOR C3. ....	8
TABLE 3.1 BIT CODING OF HITS .....	21
TABLE 4.1: TDC CHARACTERISTICS.....	23
TABLE 4.2: ENVIRONMENTAL CONDITIONS FOR STORAGE .....	23
TABLE 4.3: ENVIRONMENTAL CONDITIONS FOR STORAGE .....	23
TABLE 4.4: POWER SUPPLY .....	24
TABLE 4.5: INPUTS .....	24
TABLE 4.6: OPERATING ENVIROMENTAL CONDITIONS .....	25
TABLE 4.7: STORAGE ENVIROMENTAL CONDITIONS .....	25

## List of Equations

EQUATION 3.1: $T = 1 + M + 1..2N$ .....	18
EQUATION 3.2: $0 \leq M < 232$ .....	18
EQUATION 3.3: $0 \leq N < 32$ .....	18
EQUATION 3.4: $\Delta T_{hit} = \# bits * 218 \mu s + fine timestamp$ .....	21